Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home TV Signal Method-and-circuit-for-recovering-a-logic-signal-from-a-band-limited-signal-channel

 Digital phase-locked loop circuit
Accordingly, it is an object of the present invention to provide a new and improved digital PLL ...


 Method and apparatus for controlling a voltage controlled oscillator tuning range in a frequency synthesizer
OF THE PREFERRED EMBODIMENT FIG. 1 of the accompanying drawings shows a block diagram of a ...


 Chroma lock detector
A chroma lock detector circuit monitors charge pump control signals within a phase-lock loop to ...


 Color video signal recording and reproducing apparatus providing preferential dropout compensation and time base error correction
In accordance with one aspect of the present invention, the processing of a color video signal ...


 Fax processor
Accordingly, it is the general purpose and object of the present invention to provide an autonomous ...


 Copying machine
OF THE INVENTION The copying machine body has a housing 8 in which a reading section A for reading ...


 Color television receiver AFPC circuit
Accordingly, it is an object of the present invention to provide a novel color television receiver ...


 Synchronizing circuit for a television receiver
What is claimed is: 1. A synchronizing circuit for a television receiver comprising: a ...


 Video signal encoding method
It is therefore an object of the present invention to provide a signal encoding method, a signal ...


 Texture mapping apparatus
It is an object of the present invention to provide a texture mapping apparatus capable of ...


 Method and circuit for recovering a logic signal from a band limited signal channel

Details
Inventors: Scott, Stephen;
Assignee: Skotel Corporation (Quebec, CA)
Primary Examiner: Britton; Howard W.
Assistant Examiner: Zarabian; Amir
Attorney, Agent or Firm: Sixbey, Friedman, Leedom & Ferguson

A method and circuit for recovering from a video signal a digital Vertical Interval Time and Control Code (VITC) signal which has been distorted in the recording process. The video signal is passed through an appropriate high pass (differentiating) filter to remove all but the narrow spectrum associated with the rising and falling edges of the NRZ modulated VITC signal. Optionally, the signal may be low-pass filtered to improve noise immunity and remove any chroma or burst frequency components. The resulting output signal is a separate series of positive and negative pulses with an average DC value of zero. These pulses correspond to the rising and falling edges of the original VITC signal, are detected and used to reconstruct the original VITC signal. The positive pulses are delayed and then used to set a flip-flop while the negative pulses are used to reset the flip-flop. The output of the flip-flop will substantially correspond to the original VITC signal.

DETAILED DESCRIPTION The foregoing objects are achieved by passing the VITC or other distorted bi-level logic signal through an appropriate high pass (differentiated) filter to remove all but the narrow spectrum associated with the rising and falling edges of the NRZ modulated VITC signal.
Optionally, the signal may be low-pass filtered to improve noise immunity and remove any chroma or burst frequency components.
The signals are amplified in a differential amplifier which provides separate series of positive and negative pulses with an average DC value of zero.
These pulses correspond to the rising and falling edges of the original signal with the positive pulses corresponding in time to the rising leading edge and the negative pulses to the falling trailing edge.
These pulses are detected and used to reconstruct the original signal by employing the positive pulses to set a flip-flop while the negative pulses reset the flip-flop.



Related patents
  Signal processing circuit for a solid-state image pickup device
It is an object of the present invention to provide a signal processing circuit in the multi-plate type solid state color image pickup device allowing to perform high-...
  Comb filter arrangement having delay time compensation and load matching in all circuit paths
We claim: 1. A comb filter arrangement in which signals A, B, and C of three picture lines, made simultaneously available by means of two successively arranged delay ...
  Process for the preparation of L-alpha-amino acid and d-alpha-amino acid amide
We claim: 1. Process for the preparation of L-.alpha.-amino acid and D-.alpha.-amino acid amide from DL-.alpha.-amino-acid amide by contacting the DL-.alpha.-amino acid ...
  Video signal processing apparatus
Accordingly, the present invention has been devised with a view to substantially eliminating the above discussed problems inherent in the prior art systems of separating ...
  Luminance/chromaticity signal separation circuit for composite video signal
It is an object of the present invention to provide a luminance/chromaticity signal separation circuit for a composite video signal capable of exactly separating the ...
  Adaptive PAL - or NTSC - comb filter
In an illustrated preferred embodiment according to the principles of the invention, when conditions likely to cause the described disturbances or artifacts are present ...
  Video signal processor for removing a separated signal component from an input video signal
Accordingly, it is an object of the present invention to eliminate the above-described problems in the related art and to provide a video signal processor which is ...
  Optical reading device for reading an information carrier with motion effect facilities
The invention can be used for obtaining an automatic stop at the desired frame irrespective of the method of analyzing the frames. The system for generating a track jump ...
  Movement detection circuit for a PAL television signal
What is claimed is: 1. A movement detection circuit for a PAL television signal containing a luminance signal and a chrominance signal having two quadrature components u(...
  Phase-lock-loop lock indicator circuit
OF THE INVENTION Referring to FIG. 1, a block diagram illustrating a phase-lock-loop including the phase-lock-loop lock indicator circuit 10 of the present invention is ...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved